


01

STACKUP	
TOP	
GND	
IN1	
IN2	
VCC	
IN3	
GND	
BOT	



Model
FX506LT
FX706LT

REV

CHANGE LIST

Item	Stage	Page	Owner	Change explanation
01	ER	29	EE	ER-E00:Del RUN_ON for 1.2V_MUX enable....1113
02	ER	29	EE	ER-E01:Change G9090 to G9661 to solve PD issue.and +1.2V_HDMI ripple issue....1113
03	ER	29	EE	ER-E02:Add N40S0ET to +1.2V_HDMI for ripple issue....1113
04	ER	30	EE	ER-E04:Change +1.2V to +1.2V_HDMI power rail name....1113
05	ER	29	EE	ER-E05:Del +3V power rail and SR9 and SR7 to shortpad....1113.
06	ER	29	EE	ER-E06:Change +3V_PD to LDO for ripple issue....1113.
07	ER	30	EE	ER-E07:ADD DISCHARGE FORK to +1.2V_HDMI power rail name....1113
08	ER	29	EE	ER-E08:No mount SR82 for surge issue....1113.
09	ER	29	EE	ER-E09:DEL PD to MUX SMBUS....1113.
10	ER	29	EE	ER-E10:Change no mount:SD1,SR66,SR67, NO USED....1113.
11	ER	30	EE	ER-E11:Change no mount:H03, NO USED....1113.
12	ER	29	EE	ER-E12:Change SR61,SR62,SR63 TO NO-MOUNT for shortpad....1113.
13	ER	11	EE	ER-E13:Change R206 TO NO-MOUNT for shortpad....1113.
14	ER	16	EE	ER-E14:Change R658 and C1084,R658 TO NO-MOUNT....1113.
15	ER	7	EE	ER-E15:Change C269 1000P to 10U_4 for power ripple....1113.
16	ER	18	EE	ER-E16:Add 0.1U near MR5....1113.
17	ER	19	EE	ER-E17:Add 0.1U near MR10....1113.
18	ER	32	EE	ER-E18:Change C1116 *4PU to 10U_4 for ripple....1113.
19	ER	22	EE	ER-E19:Change GPIO27_IPPC_HPD to GPIO27_IPPC_HPD# for Low active....1113.
20	ER	22	EE	ER-E20:Change GPIO18_IPPE_HPD to GPIO18_IPPE_HPD# for Low active....1113.
21	ER	28	EE	ER-E21:Del RPI1RP2RPI0R4 and EMI by pass for EMI request....1113.
22	ER	07	EE	ER-E22:Change C288,C73,C72 From 47uF to 320uF for PASS VRTT....1119
23	ER	29	EE	ER-E23:Change SU10 part number for E ver and 08FW to fix PD2.0 fail issue....1120.
24	ER	36	EE	ER-E24:Change KR122 0ohm to no-mount for no support....1120
25	ER	38	EE	ER-E25:Change EMIL5,EMIL6 to BLU1,SAG221,SN10 and C1072 C1073 to 10P For EMI issue and signal pass....1122
26	ER	31	EE	ER-E26: Change 2.1ohm to 5.1ohm for fix TDR issue....1122.
27	ER	12	EE	ER-E27: Change R43 to no-mount and add R874 100K to GND for fixed GPU timing issue....1122.
28	ER	23	EE	ER-E28: Change VR113 to 10Kfor fixed GPU timing issue....1122.
29	ER	34	EE	ER-E29: Change C355,C356 to no-mount for fix TP timing issue....1122.
30	ER	35	EE	ER-E30:Add AR47 moat resistor between AGND&GND and connect to AU1 pin20 for active speaker noise issue in SS....1122.
31	ER	37	EE	ER-E31:Del KO15KO13 for no support Red backlight....1125.
32	ER	53	Power	ER-001:PR058 from 100ohm to 105ohm for +1.0V_GPU output voltage.
33	ER	48	Power	ER-002:Add PC169 & PC170 47pF for ASUS SOW.
34	ER	41	Power	ER-003:Change PR1093 from 16.9k to 1.87k to set IA.icmax 128A for CMH base.
35	ER	41	Power	ER-004:Change PC1081 from 86pF to 330pF to correct L-DCR matching.
36	ER	41	Power	ER-005:Change PR1078 from 422 to 412 ohm to to set OCP 180A for H42.
37	ER	41	Power	ER-006:Change PC1068 from NI to 47nF to correct L-CDR matching.
38	ER	41	Power	ER-007:Change PR1057 from 107k to 113k to correct IMONA for H62.
39	ER	41	Power	ER-008:Change PR1078 from 385 to 287 ohm to set OCP 116A for H42.
40	ER	41	Power	ER-009:Change PR1057 to 76.8k to correct IMONA for H42.
41	ER	41	Power	ER-010:Change PR1070 from 5.11k to 3.48k to correct DCLL for H42.
42	ER	43	Power	ER-011:PC1333,PC1334,PC1335,PC1336,PC1337,PC1338 add 22uF to pass Intel 20mV Ripple voltage at PS0 , original 20mV Ripple failure Intel Ripple voltage spec for H62/H42 GT.
43	ER	41	Power	ER-012:Change PC1044 from 10nF to 15nF to correct L-DCR matching for H62/H42 SA.
44	ER	41	Power	ER-013:Change PC1050 from 220pF to 680pF to reduce undershoot for H62/H42 SA.
45	ER	47	Power	ER-014:Delete PD13 & PD14 for SHDNW issue.
46	ER	47	Power	ER-015:PC167 1000P change to 2200P for meet HDD rise time SPEC.
47	ER	47	Power	ER-016:PC164 1000P change to 680P for meet TP rise time SPEC.
48	ER	45	Power	ER-017:PR642 change to 6.49K+-1% for output voltage up.
49	ER	49	Power	ER-018:PD11 & PQ40 change mount & PR240 change no-mount for ADP plug-out issue.
50	ER	41-55	Power	ER-019:0ohm change to short pad.
51	ER	44-53	Power	ER-020:Remove output short pad.
52	ER	45	Power	ER-021:PU1327 all component change to non-mount & +1.05V_VCCSTG source change to PU32 side for EE request.
53	ER	35	EE	ER-E31:AR14 and AR5 change from 22 ohm to 10 ohm increasing the FSOV margin.
54	ER	30	EE	ER-E32:Remove CON6 for USB board FFC CONN
55	ER	47-49	Power	ER-022:Add test point PTP1-P1P6 for ASUS request.
56	ER	47	Power	ER-023:Reserve PEC81 0.1uF for EMI request.
57	ER	30	EE	ER-E33:Reserve CON6 for USB board FFC CONN
58	ER	31	EE	ER-E34:KR64, KR65, KR66, KR67, KR68 change from 380 to 931 ohm for brightness
59	ER	49	Power	ER-024:PR238 change to 0ohm & PR232 change to 16Kohm for Pays Pmax setting.
60	ER	16	EE	ER-E35:Reserve USB for C10 GATE# support.
61	ER	48	Power	ER-025:PCN1 change to DFHD06MR206 for bilateral issue, so the manufacturer changed the material from PA6T CHANGE TO LCP.
62	ER	35	EE	ER-E36:AL5,AL6 change to CX801T20001 and AR14,AR15 change to 22 ohm for FSOV
63	ER	17	EE	ER-E37:Add EMC307,EMIC88 for RF
64	ER	29	EE	ER-E38:SU12 change from SY6863B3ABC to G516B1TP1U, SR55 change to 18.7K, SR54 change to 8.87K for ILIM.
01	PR	35	EE	PR-E01:ACN1 Change PIN Define
02	PR	30	EE	PR-E02:Remove CON6 for USB board FFC CONN
03	PR	29	EE	PR-E03:Mount SU15 for DP HPD
04	PR	14	EE	PR-E04:Add BOARD ID0 define for I7&8
05	PR	17	EE	PR-E05:Add EMC89/EMC91/EMC93 0.1uF and EMC90/EMC92/EMC94 for EMI, EMC89 and EMC90 un-mount for Height limitation
06	PR	30	EE	PR-E06:L8,L9,L12,L13 change to RFL11T2SA0AR for RF
07	PR	17	EE	PR-E07:EMIC35/EMIC37/EMIC38/EMIC42 change from 100p to 2200p, EMC37/EMIC47/EMIC40 change from 100p to 0.1u for EMI
08	PR	39	EE	PR-E08:HDMI DDC pull-up resistor HR20/HR21 change from 2.2K to 3K for HDMI protocol issue
09	PR	48	Power	PR-001:Add PEC27 0.1uF for EMI request.
10	PR	49	Power	PR-002:Add PEC28 2200pF for EMI request.
11	PR	4/11	EE	PR-E09:mount R190, R193, R192 and remove R872, R873 for HDMI tag issue
11	PR	37	EE	PR-E10:KR84, KR86 change from 220 ohm to 2.2K ohm for ID K8 LED brightness request.

DOC NO.

PROJECT MODEL : BKLGBKLB

APPROVED BY:

DATE: 2018/01/17

PART NUMBER:

DRAWING BY:







REVISION: 1A

Comet Lake Processor (CLK,MISC,JTAG)

03

Host CLK:
Trace length < 11000 mils
Trace spacing = 15 / 20 mils, Impedence 85 ohm

UAE



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

- 0 Enable; SET DFX_ENABLED BIT IN DEBUG
- 1 Disable;

Mark eDP mode Enabled

Design Note(CFG_RCOMP):
DEFENSIVE DESIGN 50-OHM FOR R40PR (SV REQ)

Configuration Signals:

The CFG signals have a default value of '1' if not terminated on the board.





CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted	Note that some of the Intel reference designs board might connect CFG[0] to HOOK[2]. This route is not needed on a O&M board.
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled
CFG[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS fro training

CPU CORE SVID



Layout note:

- 1.Need routing together
- 2.ALERT need between CLK and DATA.

PLACE THE PU RESISTORS
CLOSE TO VR
PULL UP IN THE VR MODULE




Under CPU



CPU VDDQ

Note: please keep plane is enough for VDDQ 2.8A



Quanta Computer Inc.
PROJECT : FX506L/FX706L

Size	Document Number	CML 1/7 (JTAG/MISC)	Rev	2A
Date	Tuesday, March 24, 2020	Sheet	3	of 89

Comet Lake Processor (DMI,PEG,FDI)

04

dGPU

dGPU

AC-CAP Place on dGPU

PEG_RCOMP
 Trace length < 400 MILS
 Trace width = 12 MILS
 Trace spacing = 15 MILS

DMI

DMI

eDP

DP & PEG Compensation


eDP_RCOMP
 5mil<Trace length < 590 Mils
 Trace Width 5 Mils Trace Spacing 25 Mils


ADD R872,R873 2kohm pull down for desable audio form CPU...Tommy_0924

Comet Lake Processor (DDR4)


Interleaved

05












CML-H Processor (GND)

09



CML-H Processor (RESERVED, CFG)





ER-027: Change R43 to no-mount and add R874 100K to GND for fixed GPU timing issue....1122.






13

SSD1 PCIE

HDD SATA0B 6Gb/s

SSD1 PCIE+SATA1A

Add 2ND SSD for PCIE....Tommy_0816



PCU IPU /IPD 20K

Place to BOT

PCH SPI ROM(CLG)

(36) PCH_SPI_CS0#_R
 (36) PCH_SPI_CLK#_R
 (36) PCH_SPI_SI#_R
 (36) PCH_SPI_SO#_R

PCH_SPI_CS0# R97 10 2/S
 PCH_SPI_CLK# R84 33 5% 2
 PCH_SPI_SI# R89 33 5% 2
 PCH_SPI_SO# R87 33 5% 2

Put damping resistor close to CPU

+3V_S5 R199 100K 5% 2
 PCH_SPI_IO2 R86 33 5% 2 BIOS_WP#

PLTRST#(CLG)

GPP_A11/PME#/SD_VDD2_PWR_EN#
 RSVD#R15
 RSVD#R13
 VSS
 TP#AN35

SPI0_MOSI
 SPI0_MISO
 SPI0_CS0#
 SPI0_CLK
 SPI0_CS1#

SPI0_IO2
 SPI0_IO3
 SPI0_CS2#

GPP_D1/SPI1_CLK/SBK1_BK1
 GPP_D0/SPI1_CS#/SBK0_BK0
 GPP_D3/SPI1_MOSI/SBK3_BK3
 GPP_D2/SPI1_MISO/SBK2_BK2
 GPP_D22/SPI1_IO3
 GPP_D21/SPI1_IO2

PCH_CFL#_874P

1 OF 13

INTRUDER#

GPP_B13/PLTRST#

GPP_K16/GSXCLK
 GPP_K12/GSXDOOUT
 GPP_K13/GSXSLDOUT
 GPP_K14/GSXSDIN
 GPP_K15/GSXSRSETE#

GPP_E3/CPU_GP0
 GPP_E7/CPU_GP1
 GPP_B3/CPU_GP2
 GPP_B4/CPU_GP3

GPP_H18/SML4ALERT#
 GPP_H17/SML4DATA
 GPP_H16/SML4CLK
 GPP_H15/SML3ALERT#

GPP_H14/SML3DATA
 GPP_H13/SML3CLK
 GPP_H12/SML2ALERT#
 GPP_H11/SML2DATA
 GPP_H10/SML2CLK

Y47
 Y46
 Y48
 Y46
 AA45

AL47
 AM45
 BF32
 BC33

AE44
 AJ46
 AE43
 AC47

AD48
 AF47
 AB47
 AD47

AE48

BB44

SM_INTRUDER#

R102 1M 5% 2 +3V_RTC

R72 10 5% 4

R78 100K 5% 2

R169 100K 5% 2

R168 10K 5% 2

R197 100K 5% 2

R88 33 5% 2

C367 0.1u/10V_2

C368 0.1u/10V_2

C372 22P/50V_4

C1121 0.1u/10V_2

U2 TC7SH08FU(F)

R869 100K 5% 2

PLTRST#

PLTRST#


(20,32,33,36,40)








Quanta Computer Inc.
 PROJECT : FX506L/FX706L

Size	Document Number	Rev
	PCH 4/7 (GPIO/MISC)	2A

Date: Thursday, March 26, 2020 Sheet 13 of 58

[illegible]

Pin Name	Strap description	Sampled	Configuration	xxx PCH STRAPS SETTING STATUS
GPP_B14 (SPWRK)	Top Swap Override	PCH_PWRKRC	0 = Disable Top Swap (PD 20K) Default 1 = Enable Top Swap Mode	
GPP_B18 (GSPD_MOSI)	No reboot	PCH_PWRKRC	0 = Disable No Reboot (PD 20K) Default 1 = Enable No Reboot Mode	
GPP_C2 (SMALERT#)	TLS Confidentiality	RSMRST#	0 = Disable Intel ME Cryp to TLS(PD 20K) Default 1 = Enable Intel ME Cryp to TLS - PU to support AMT TLS	
GPP_B22 (GSPPI_MOSI)	Boot BIOS Strap Bit BBS	PCH_PWRKRC	0 = SPI (PD 20K) Default 1 = LPC	
GPP_C5 (SMADALERT#)	eSPI or LPC	RSMRST#	0 = LPC is selected for EC (PD 20K) Default 1 = eSPI selected for EC	
SPIO_MOSI	Reserved	RSMRST#	(PU 15 ~ 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
GPP_H15 (SMALERT#)	Reserved	RSMRST#	(PU 15 ~ 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
GPP_B23 (SMALERT# PCHHOT#)	Reserved	RSMRST#	(PD 20K) This signal has an internal pull-down. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
SPIO_M02	Reserved	RSMRST#	(PU 15 ~ 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
SPIO_I03	Reserved	RSMRST#	(PU 15 ~ 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
HDA_SDO (I2SDO_TXD)	Flash Override / Incept ME Debug Mode	PCH_PWRKRC	0 = Enable security in the Flash Description (PD 20K) Default 1 = Disable Flash Descriptor Security (Override)	EC Drive High for OVERRIDE
GPP_H12 (SMALZALERT#)	eSPI Flash Sharing Mode	RSMRST#	0 = Master Attached Flash Sharing (MAFS) enabled. 1 = Slave Attached Flash Sharing (SAFS) enabled.	
GPP_I8 (DDPB_CTRLDATA)	Display Port B Detected	PCH_PWRKRC	0 = Port B is not detected (PD 20K) (Default) 1 = Port B is detected	
GPP_I8 (DDPC_CTRLDATA)	Display Port C Detected	PCH_PWRKRC	0 = Port C is not detected (PD 20K) (Default) 1 = Port C is detected	
GPP_I10 (DDPD_CTRLDATA)	Display Port D Detected	PCH_PWRKRC	0 = Port D is not detected (PD 20K) (Default) 1 = Port D is detected	
GPP_F23	Display Port F Detected	PCH_PWRKRC	0 = Port F is not detected (PD 20K) (Default) 1 = Port F is detected	CFL - H CPU Not Support DDI Port F
GPP_I4 (CNV_BR1_DT/UART0_RTS#)	XTAL Frequency Select	RSMRST#	An external pull-up is required on this strap since 38.4MHz XTAL is not supported on the PCH. 0 = 38.4MHz XTAL frequency selected. (PD 20K) (Default) 1 = 24MHz XTAL frequency selected.	
GPP_I6 (CNV_BR2_DT/UART0_TXD)	M.2 CNV Mode Select	RSMRST#	An external pull-up or pull-down is required. 0 = Integrated CNVI enable. 1 = Integrated CNVI disable.	
GPP_I9	1.8V VCCSPI	RSMRST#	0 = VCCSPI is connected to 3.3V rail. (PD 20K) (Default) 1 = VCCSPI is connected to 1.8V rail	
GP07	Reserved	DSW_PWRKRC	The strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	External pull-up is required. Recommend 100K. 

Change R58,R59,R843,R842 mount to no mount for no support DDI....Tommy_0903

PCH Strap: GPP_J6 = M.2 CNV1 STRAP
HIGH -> DISABLE / LOW -> ENABLE

Note: If VCCSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os

External pull-up is required. Recommend 100K.

The diagram shows a circuit connection for the GPIO7 pin. A red circle labeled '+3V_55' is connected to a blue resistor labeled 'R229'. The resistor is labeled '100K 5%' and is connected to a purple pin labeled 'GPIO7'.




- 1.24V for CNVi logic = VCCDPHY_1P24 & +VCCPRIM_1P24
 - This rail is generated internally with a LDO and needs to be routed to the motherboard so that the rail can be supplied back to the SoC.
 Refer to the Platform Design Guide for implementation details.




PROJECT : FX506L/FX706L

Date: Thursday, March 26, 2020 Sheet 15 of 59




SMT GASKET-BOT




CPU/GPU BRKET



CPU / GPU BRKET



Audio





2nd SSD NUT





PCH NUT



USB2.0 CONN GP




Type C









2D barcode





USB2 PAD





DDR4 clip PAD



















MEMORY: FBB Partition 31..0



26




MEMORY: FBB Partition 63..32




GDDR6 CMD Mapping		x16 Mode	
Lower 0..31		Upper 32..63	
CHB-Byte 0,1		CHB-Byte 4,5	
CA0_A	CMD0	CA0_A	CMD20
CA1_A	CMD9	CA1_A	CMD28
CA2_A	CMD8	CA2_A	CMD21
CA3_A	CMD32	CA3_A	CMD29
CA4_A	CMD7	CA4_A	CMD23
CA5_A	CMD11	CA5_A	CMD27
CA6_A	CMD15	CA6_A	CMD30
CA7_A	CMD14	CA7_A	CMD31
CA8_A	CMD3	CA8_A	CMD19
CA9_A	CMD1	CA9_A	CMD17
CAB_A	CMD6	CAB_A	CMD22
CKE_A	CMD10	CKE_A	CMD26
CHB-Byte 2,3		CHB-Byte 6,7	
CA0_B	CMD4	CA0_B	CMD16
CA1_B	CMD12	CA1_B	CMD25
CA2_B	CMD5	CA2_B	CMD24
CA3_B	CMD13	CA3_B	CMD33
CA4_B	CMD7	CA4_B	CMD23
CA5_B	CMD11	CA5_B	CMD27
CA6_B	CMD15	CA6_B	CMD30
CA7_B	CMD14	CA7_B	CMD31
CA8_B	CMD3	CA8_B	CMD19
CA9_B	CMD1	CA9_B	CMD17
CAB_B	CMD6	CAB_B	CMD22
CKE_B	CMD10	CKE_B	CMD26
RESET*	CMD2		CMD18




PD Controller




DP MUX



Type C




USB 3.2 GEN1 Type A/ PORT1




USB 2.0 PORT1

PR-E02:Remove CON6 for USB board FFC CONN.....0217




USB 3.2 GEN1 Type A/PORT2

PR-E06:L8/L9/L12/L13 change to RFL11T2SA0AR for RF





31



ER-032:Change HDD FFC pin define for ME cable routing....1126

ACS:51647-01001-V02






NGFF Wifi/BT (Hybrid Type E)




2ND SSD




Thermal

Near CPU




Near GPU


Touch Pad Connector AA type




34

Change connector list












KEYBOARD Con.




KEYBOARD BACKLIGHT Con.

1 Zone RGB





1 Zone R




ER-031:Del KQ15/KQ13 for no support Red backlight...1125.

ESD23 CLOSE TO KHE1



ER-033:Change footprint for SMT request...1126.


4Pins Fan Connector Pins Definition




Pin No.	Function
Pin 1	TACHO
Pin 2	GNA
Pin 3	PWM
Pin 4	+5V


FAN1 for GPU(New)


38



FAN2 for CPU








LAN

40


FX506 CONN CIS
LAN CONN
RJ45

AC Mode : Support wake on LAN
DC Mode : Don't support wake on LAN





VCORE

42







GFX_CORE







+1.05V_S5










AC IN (On-Board DC-Jack)






Battery IN
































OS status	S0	S0ix	S3	(Soft OFF)	(Soft OFF)	(Soft OFF)	(Soft OFF)	
H/W status	S0	C10	S3	S4 (Win10 off) RTC wake Enable WOLAN Enable	S4 (Win10 off) RTC wake Disable WOLAN Disable	S5 (Fast Startup "y")	S5 (Fast Startup "x")	
RUN_ON	H	H	L	L	L	L	L	
+3V	H	H	L	L	L	L	L	
+5V	H	H	L	L	L	L	L	
+0.675V_DDR_VTT	H	H	L	L	L	L	L	
+VCCSA	H	H	L	L	L	L	L	
+VCC_GFX	H	H	L	L	L	L	L	
+VCC_CORE	H	H	L	L	L	L	L	
C10_GATE	H	L	L	L	L	L	L	
+1.05V_VCCSTG	H	L	L	L	L	L	L	
+0.95V_VCCIO	H	L	L	L	L	L	L	
+1.2V_SUS_C10(VCCPLL_OC)	H	L	L	L	L	L	L	
SUS_ON	H	H	H	L	L	L	L	
+1.05V_VCCPLL/+1.05V_VCCST	H	H	H	L	L	L	L	
+1.05V_SUS	H	H	H	L	L	L	L	
+1.2V_SUS	H	H	H	L	L	L	L	
SUS_ON_2.5V	H	H	H	L	L	L	L	
+2.5V_SUS	H	H	H	L	L	L	L	
S5_ON_2	H	H	H	L	L	L	L	
+1.05V_S5	H	H	H	L	L	L	L	
S5_ON	H	H	H	L	L	H	L	
+3V_S5	H	H	H	L	L	H	L	
+1.8V_S5(From PCH)	H	H	H	L	L	H	L	
+5V_S5	H	H	H	L	L	H	L	